IO 3.3V LVDS Rx in GF (12nm)
Overview
Synopsys Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for data transmission. A few typical LVDS I/O applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES. Synopsys LVDS I/O library is used to build an LVDS-based interface for high-speed interconnect applications. This library is designed to optimize I/O performance with a core voltage of 0.75 V and supports an I/O supply voltage of 1.2V/1.5 V. The library contains a transmitter, a receiver, and a bandgap reference circuit that is used to supply the current reference for the transmitter/receiver. The LVDS I/O library is compatible with the IEEE standard 1596.3-1996 and TIA/EIA - 644 -A
Key Features
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
- Silicon validated IP
- Automotive G1/G2 supported, ASIL-B certified
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Technical Specifications
Foundry, Node
GF 12nm - LP
Maturity
Available on request
Availability
Available
GLOBALFOUNDRIES
Pre-Silicon:
12nm
Related IPs
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell
- HDMI 2.1 eARC Rx PHY in GF (12nm)
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 65nm Wirebond IO library with 2.5V GPIO, LVDS TX & RX and 2.5V analog / RF
- LVDS Rx IP, Silicon Proven in GF 28LPe
- IO I3C 3.3V in GF (22nm)