Intel® FPGA IP for PCIe

Overview

PCI Express (PCIe*) protocol is a high-performance, scalable, and feature-rich serial protocol with data transfer rates from 2.5 gigatransfers per second (GT/s) to 32 GT/s and beyond. Intel® FPGA Intellectual Property (IP) for PCIe continues to scale as the PCI-SIG organization delivers next-generation specifications. Intel has been a member of PCI-SIG since 1992, and with each new generation of silicon, Intel continues to participate in PCI-SIG Compliance Workshops to ensure interoperability and conformance with current industry standards.

The PCIe IP solutions include Intel’s PCIe hardened protocol stack, which includes the transaction and data link layers, as well as a hardened physical layer. The later one includes both the physical medium attachment (PMA) and physical coding sublayer (PCS). Intel's PCIe IP portfolio also includes optional soft IP blocks, such as Direct Memory Access (DMA) engines and PCIe Switch. This unique combination of hardened and soft IP provides superior performance and flexibility for optimal integration.

Intel offers Intel FPGA® IP function-based PCIe IP solutions that have evolved with PCI-SIG’s protocol roadmap.

  • Support for up to PCIe 4.0 x8 with GTS PCIe Hard IP ›
  • Support for up to PCIe 5.0 x16 with R-Tile PCIe Hard IP ›
  • Support for up to PCIe 4.0 x16 & 400G Ethernet with F-Tile PCIe Hard IP ›
  • Support for up to PCIe 4.0 x16 with P-Tile PCIe Hard IP ›
  • Support for up to PCIe 3.0 x16 with L/H-Tile PCIe Hard IP ›
  • Support for up to 3x8 with Hard IP on Arria® 10 and Cyclone® 10 devices ›

Intel also offers complementary soft IPs, which work with the PCIe Hard IPs above for doing PCIe DMA and Switch functions.

  • Agilex™ 7 FPGA – AXI Multichannel DMA IP (AXI-Stream Interface) available to complement R-Tile PCIe Hard IP ›
  • Agilex™ 7 and Stratix® 10 FPGAs – Multichannel DMA IP (AVMM / AVST Interfaces) available to complement H-Tile (Stratix® 10)/P-Tile/F-Tile/R-Tile PCIe Hard IP ›
  • Scalable PCIe Switch IP available to complement P-Tile/F-Tile/R-Tile PCIe Hard IP ›
  • For more information regarding Agilex™ 5 FPGA – AXI Multichannel DMA IP (AXI-Stream Interface) available to complement the GTS PCIe Hard IP, contact your local sales representative.

Technical Specifications

Short description
Intel® FPGA IP for PCIe
Vendor
Vendor Name
×
Semiconductor IP