Input 2MHz~16MHz, output 16~1000MHz, 1.08~1.32V small-size PLL; UMC 55nm Eflash Process.
Overview
Input 2MHz~16MHz, output 16~1000MHz, 1.08~1.32V small-size PLL; UMC 55nm Eflash Process.
Technical Specifications
Short description
Input 2MHz~16MHz, output 16~1000MHz, 1.08~1.32V small-size PLL; UMC 55nm Eflash Process.
Vendor
Vendor Name
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - HLMC 55nm
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - SMIC 55nm
- General Purpose Input / Output Controller (GPIO)
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Input 2MHz~16MHz, output 16~72MHz and 72MHz~200MHz, 1.08~1.32V PLL; UMC 55nm Low Power Process.