Vendor: CAST Category: I2C / I3C

I2C and SPI Master/Slave Controller

The I2CSPI-CTRL is a compact and versatile serial interface controller supporting both SPI (Serial Peripheral Interface) and I2C …

Overview

The I2CSPI-CTRL is a compact and versatile serial interface controller supporting both SPI (Serial Peripheral Interface) and I2C (Inter-Integrated Circuit) protocols. Its low silicon resource requirement makes it suitable for area-constrained and low-power applications, while its software compatibility with Microchip’s MSSP peripheral eases use and software integration.

In SPI mode, the I2CSPI-CTRL controller can operate as either a controller (master) or target (slave), offering full-duplex communication. In master mode, it initiates data transfers and controls the clock (SCK), while in slave mode, it operates under the control of an external master device. The I2CSPI-CTRL supports configurable clock polarity and operates in the four standard SPI modes (0, 1, 2, 3).

In I2C mode, the I2CSPI-CTRL supports standard and fast mode with transfer rates of up to 400khz, with both 7-bit and 10-bit addressing. It can function as either a master or a slave, with the capability to manage multiple addressing modes and clock stretching. In master mode, the I2CSPI-CTRL initiates communication, sends addresses, and manages data transfer timing. In slave mode, it responds to addresses sent by an external master, acknowledges reception, and sends data upon request. The I2CSPI-CTRL also supports general call addressing and SMBUS protocols, making it suitable for various applications.

The I2CSPI-CTRL core is designed for ease of use and integration and adheres to the industry’s best coding and verification practices. The core’s control and status registers (CSR) are accessed through a 32-bit AMBA® APB interface. The design contains no latches or tri-states and is fully synchronous with a single clock domain making technology mapping straightforward. The I2CSPI-CTRL core is rigorously verified and silicon-proven. It is available in LINT-clean System Verilog source code or as a targeted FPGA netlist. Its deliverables include a testbench, comprehensive documentation, and sample simulation and synthesis scripts.

Key features

  • Compact and Versatile
    • Only 1.5k gates
    • I2C and SPI Master and Slave
  • SPI Interface
    • Compliant with the SPI de facto standard
    • Master/Slave modes
    • Full-Duplex Communication
    • Interrupt Support
    • Configurability
      • Clock Polarity
      • Clock Phase
  • I2C Interface
    • Compliant to Philips I2C standard
    • I2C Bus Speeds:
      • Standard-Mode (Sm): up to 100kbit/s, bidirectional
      • Fast-mode (Fm): up to 400kbit/s, bidirectional
    • Master/Slave modes
    • 7-bit and 10-bit addressing
    • Supports single or multi-master buses
    • Clock-Stretching to allow fast-master slow-slave communication
    • SMBUS support
  • Easy to Use and Integrate
    • Standardized 32-bit APB interface
    • Single interrupt line with maskable sources
    • Software-compatible with Microchip’s MSSP peripheral
    • Configurable glitch filter
    • Single-clock, LINT-clean design

Block Diagram

What’s Included?

  • Synthesizable System Verilog source code or targeted FPGA netlist
  • Testbench and sample test cases
  • Simulation and Synthesis scripts
  • Documentation

Specifications

Identity

Part Number
I2CSPI-CTRL
Vendor
CAST
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

CAST
HQ: USA
CAST is a silicon intellectual property (IP) developer, aggregator, and integrator providing IP cores and subsystems since 1993. Our product line features both leading-edge and standards-based digital IP, including compression engines and image processing functions; 8051 microcontrollers and low-power 32-bit BA2X™ processors; industry-leading automotive interfaces; a complete family of SoC security modules; and a variety of peripherals, interfaces, and other IP cores. Our goal is to maximize IP benefits for our customers by delivering high quality, easy to use, cost effective solutions for real system development challenges. We minimize customer risk through rigorous development standards, complete deliverables with comprehensive documentation, and superlative customer support. We maximize customer value thorough competitive pricing and simple licensing—including royalty-free options—and long-term partnerships with all leading silicon providers and select technology leaders. Our product standards and business practices have been uniquely honed through successful projects with hundreds of systems designers since the very beginnings of the IP industry, making CAST one of the best IP partners available.

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is I2C and SPI Master/Slave Controller?

I2C and SPI Master/Slave Controller is a I2C / I3C IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP