HDMI 2.1 Tx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
Overview
The HDMI V2.1 Tx complies with version 2.1 of the HDMI specification and offers a full single-link HDMI transmitter capability. It is made up of two modules: a link module and a physical layer. The connection module is implemented as a synthesizable soft IP, but the PHY is upper compatible with DVI transmitter and implemented as a hard IP. The transmission of audiovisual contents is secured by an integrated High band width Digital Content Protection (HDCP) encryption function.
Key Features
- HDMI version 2.1 compliant transmitter and sink function
- Supports Dynamic HDR, FRL, VRR and Fast Vactive
- Wide range channel speed up to 12Gbps
- HDCP revision 1.4/2.2 compliant content protection
- Supports FRL (EMpacket), 3Lane (3Gbps / 6Gbps) / 4Lane (6Gbps / 8Gbps)
- Supports CTA-861G / VESA DMT
- Supports dynamic HDR, FRL, VRR, Fast Vactive
- Supports ITU-R BT.601 / 709/2020 Non Const / RGB Full / RGB Limit / xvYCC Convert color space
- Data rate up to 12 Gbps
- Adjustable PLL characteristics, transmitter swing voltage, pre-emphasis, etc.
- Achieves small ISI jitter with fully differential data paths
- Programmable PLL characteristics, transmitter swing voltage, and pre-emphasis
- Silicon Proven in TSMC 28HPC+
Benefits
- Testability:
- Loop-back test
- PLL only test
- Built-In-Self-Test
- Process:
- TSMC28nm HPC+ 1.8v/0.9v
Block Diagram
Applications
- Digital TV
- Tablets
- Mobile phones
- Digital camera
- Camcorders
- Soundbars
- Audio/Video Receivers
- DVD players
- Recorders
- Streaming-media players
- Set-top boxes
- Home theater systems
- Game consoles
Deliverables
- Configurable RTL Code
- HDL based test bench and behavioral models
- Test cases
- Protocol checkers, bus watchers and performancemonitors
- Configurable synthesis shell
- Documentation
- Design Guide
- Verification Guide
- Synthesis Guide
Technical Specifications
Foundry, Node
TSMC 28HPC+
Maturity
In Production
Availability
Immediate
TSMC
In Production:
28nm
HPCP
Related IPs
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
- HBM3 V2 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N3E
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- HDMI 2.0 Tx PHY & Controller IP, Silicon Proven in ST 28FDSOI