HDMI 2.1 Rx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
Overview
The HDMI V2.1 Rx complies with version 2.1 of the HDMI specification and offers a full single-link HDMI receiver function. It is made up of two modules: a link module and a physical layer (PHY). The connection module is implemented as a synthesizable soft IP, whilst the PHY is upper compatible with the DVI receiver and implemented as a hard IP. The transmission of audio-visual content is secured by an integrated High-bandwidth Digital Content Protection (HDCP) encryption function.
Key Features
- HDMI version 2.1 compliant transmitter and sink function
- Supports Dynamic HDR, FRL, VRR and Fast Vactive
- Wide range channel speed up to 12Gbps
- HDCP revision 1.4/2.2 compliant content protection
- Programmable PLL characteristics, transmitter swing voltage, and pre-emphasis
- Programmable PLL characteristics, channel delay, and on-chip terminator.
- 9V/1.8V power supply - Tx and 0.9V/1.8V/3.3V power supply – Rx
- 4b/HDMI2.0b/HDMI2.1 Compliant (Support FRL/EMpacket), 3Lane (3Gbps/6Gbps)/4Lane(6Gbps/8Gbps)
- Band width: 250Mbps/12Gbps/ch
- Silicon Proven in TSMC 28HPC+
Benefits
- Fully compatible with HDMI version 2.1 transmitter
- HDMI1.4b/HDMI2.0b/HDMI2.1 Compliant (Support FRL(Fixed Rate Link)/ EM(Extended Metadata)packet), 3Lane(3Gbps/6Gbps)/4Lane(6Gbps/8Gbps)
- HDCP1.4/HDCP2.2
- CTA-861G(Max 8K30Hz Size)/VESA DMT
- Band width : 250Mbps~12Gbps/ch
- VRR(Variable Refresh Rate)
- Fast Vactive,
- Dynamic HDR
- Color Space : ITU-R BT.601/709/2020 Non Const/RGB Full/ RGB Limit/xvYCC
Block Diagram
Applications
- Digital TV
- Tablets
- Mobile phones
- Digital camera
- Camcorders
- Soundbars
- Audio/Video Receivers
- DVD players
- Recorders
- Streaming-media players
- Set-top boxes
- Home theater systems
- Game consoles
Deliverables
- Configurable RTL Code
- HDL based test bench and behavioral models
- Test cases
- Protocol checkers, bus watchers and performancemonitors
- Configurable synthesis shell
- Documentation
- Design Guide
- Verification Guide
- Synthesis Guide
Technical Specifications
Foundry, Node
TSMC 28HPC+
Maturity
In Production
Availability
Immediate
Related IPs
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
- HBM3 V2 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N3E
- HDMI 2.1 Tx- Rx PHY & Controller IP (Silicon Proven in TSMC 28HPC+)
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)