HDMI 2.0 TX PHY 6Gbps in SMIC 28nm PS 1.8V, North/South Poly Orientation

Overview

The HDMI 2.0 TX IP solutions provide the necessary logic to implement and verify designs for various HDMI-based applications. The HDMI TX IP solutions are shipping in volume and have gone through extensive in-house and third-party interoperability testing, enabling SoC designers to lower integration risk and accelerate time-to-market.

The complete HDMI IP solution consists of digital controllers, High-Bandwidth Digital Content (HDCP) embedded security modules (ESMs), PHYs and verification IP as well as IP Prototyping Kits with associated software and drivers. The IP solutions are HDMI 2.0 and HDCP 2.3 certified with embedded security modules, ensuring the highest content protection over the HDMI 2.0 interface or ultra-high-definition multimedia SoCs.

Key Features

  • Support for key HDMI 2.0 features such as 4Kx2K resolution at 60 Hz frame rate, YCbCr 4:2:0 pixel encoding format, TMDS scrambling, High Dynamic Range (HDR), CEC 2.0, and 18.0 Gbps aggregate bandwidth
  • Compliant with HDMI 2.0 and HDCP 2.3, 1.2 specification
  • Optimized for low power and small area
  • Timing hardened blocks enable simplified placement and design closure
  • High-performance TX PHY IP enables long cable lengths
  • Configurable controller architecture optimized for power, performance, and area

Block Diagram

HDMI 2.0 TX PHY 6Gbps in SMIC 28nm PS 1.8V, North/South Poly Orientation Block Diagram

Technical Specifications

Foundry, Node
SMIC 28nm PS 1.8V, North/South Poly Orientation
SMIC
Pre-Silicon: 28nm
×
Semiconductor IP