HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in SMIC 65/55SP

Overview

The single-port IP core, HDMI receiver PHY (Physical layer), completely complies with HDMI 1.4's specifications. This HDMI RX PHY provides a straightforward system LSI solution for consumer electronics like HDTV and supports TMDS speeds between 25MHz and 225MHz. The HDMI receiver link IP core and the HDMI receiver PHY work together most efficiently. All of the Fab/Nodes listed below have undergone Silicon Proving: (GF, Samsung, STMicro, TSMC, UMC, SMIC). Link Controller for an HDMI receiver that strictly complies with HDMI 1.4a requirements. This provides a straightforward system on chip (SOC) implementation for consumer devices including HD-TVs and AV receivers. It functions optimally when coupled with our complementary HMDI receiver PHY IP core. The fundamental capabilities of HDMI can be changed to suit needs.

Key Features

  • HDMI version 1.4 compliant transmitter
  • Supports DTV from 480i to 1080i/p HD resolution
  • Supports 24bit, 30bit and 36bit color depth per pixel
  • Integrated cable terminator
  • Adaptive equalizer for cable
  • Adjustable analog characteristics
  • PLL band width
  • VCO gain
  • BGR voltage
  • Cable terminator resistance value
  • DLL digital filter characteristics
  • Integrated Audio PLL
  • 3.3V/2.5V/1.0V power supply
  • HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
  • Controller Supports DTV from 480i to 1080i/p HD resolution, and PC from VGA to UXGA
  • Supports 3D video format specified in HDMI 1.4a specification
  • Programmable 2-way color space converter
  • Compliant with EIA/CEA-861D
  • Deep color supported up to 16bit per pixel
  • xvYCC Enhanced Colorimetry
  • All packet reception including Gamut Metadata Packet
  • Supports RGB, YCbCr digital video output format including ITU.656
  • 24/30/36/48bit RGB/YCbCr 4:4:4
  • 16/20/24bit YCbCr 4:2:2
  • 8/10/12bit YCbCr 4:2:2 (ITU.601 and 656)
  • 48 bit mode is not supported in 1080p
  • Supports standard SPDIF output for stereo or compressed audio up to 192KHz
  • Support PCM, Dolby digital, DTS digital audio output through 4bits I2S up to 8 channel
  • IEC60958 or IEC61937 compatible
  • 1bit audio format (Super Audio CD) output
  • High-bitrate compressed audio formats output
  • Slave I2C interface for DDC connection
  • Configuration registers programmable via synchronized parallel interface
  • Interface to external HDCP key storage
  • Silicon Proven in SMIC 65/55SP

Benefits

  • Very Low power
  • Small Area, easy to integrate
  • Test chip and Test board available

Block Diagram

HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in SMIC 65/55SP Block Diagram

Applications

  • Digital TV
  • Tablets
  • Mobile phones
  • Digital camera
  • Camcorders
  • Soundbars
  • Audio/Video Receivers
  • DVD players
  • Recorders
  • Streaming-media players
  • Set-top boxes
  • Home theater systems
  • Game consoles

Deliverables

  • Datasheet and Integration guideline
  • GDSII or Phantom GDSII
  • Layer map table
  • CDL netlist for LVS
  • Verilog behavior model
  • Liberty timing model
  • DRC/LVS/ERC results
  • Configurable RTL Code
  • HDL based test bench and behavioral models
  • Test cases
  • Configurable synthesis shell
  • Documentation
  • Design Guide
  • Verification Guide
  • Synthesis Guide

Technical Specifications

Foundry, Node
SMIC 65LL, SMIC 55LL
Maturity
In Production
Availability
Immediate
SMIC
In Production: 65nm LL
×
Semiconductor IP