HDMI 1.4 Receiver IP, Single or dual port in SMIC 40LL
Overview
HDMI 1.4b compliant, 2.97 Gbps
Key Features
- - Clock range : 25-300MHz
- - Built in Low-jitter PLL
- - PADS cell includes ESD protection circuit
- - Built in termination resistor
Deliverables
- Link in RTL code and PHY GDS2 at foundry merge
Technical Specifications
Short description
HDMI 1.4 Receiver IP, Single or dual port in SMIC 40LL
Vendor
Vendor Name
Foundry, Node
SMIC, 40nm LL
Maturity
silicon-proven and production-proven
Availability
Design kit ready
SMIC
Silicon Proven:
40nm
LL
Related IPs
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - Dual Voltage - compiler range up to 640 k
- Single Port Register File compiler - Memory optimized for high density and speed - Dual Voltage - compiler range up to 40 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra low leakage and high density - Dual Voltage - compiler range up to 640 k