The Bitec HDCP IP Core is for use with the Bitec DP and HDMI IP cores. It is designed to ease the integration of content protection to FPGA and ASIC based designs with support for versions HDCP 1.3, 1.4 and 2.2.
The Bitec HDCP IP Core is for use with the Bitec DP and HDMI IP cores. Its highly optimized design and meticulous security enables integration of content protection to FPGA and ASIC based designs.
All authentication and encryption is performed in logic without the need for high performance external processors. Also, as all computation is done within the core logic, no confidential values are accessible from outside the encrypted core. When the Bitec Key Management feature is used, the key data also becomes encrypted and can only be interpreted by the Bitec IP Core making a secure deployment of content protection applications.
All authentication and encryption is performed in logic without the need for high performance external processors. Also, as all computation is done within the core logic, no confidential values are accessible from outside the encrypted core. When the Bitec Key Management feature is used the key data also becomes encrypted and can only be interpreted by the Bitec IP Core making a secure deployment for content protection applications.
HDCP 1.X/2.X IP Core
Overview
Key Features
- Supports Version 1.3, 1.4 and 2.2
- 1-, 2- and 4-symbol/clock operation
- Optional Key Management Service
- Fully self contained
- Autonomous operation
- Confidential values kept inside encrypted core
- Key data stored externally in encrypted form
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- High-performance, low-power 2D composition IP core for embedded devices
- Vector Graphics IP core supporting OpenVG1.1 subset
- OpenGL® ES2.0 compatible 3D graphics IP core