The RTL is configurable for number of message bits that need ECC protection. Once RTL is generated it is fixed.
1- RTL has no RAMS/ROMS/Flip Flops.
2- No iterative Feedback in the pipeline
It can do 1 bit error correction and 2 bit error detection.
It is a completely asynchronous design for encoder and decoder
Hamming Code ECC
Overview
Key Features
- Encoder:
- The input is message bits which get added with ECC bits for Error Correction
- Completely asynchronous design
- Decoder
- It takes in message bits and ECC bits .
- It can do 1 bit error correction and 2 bit error detection.
- completely asynchronous design
- Indicates if uncorrectable error occurred
- If 1 bit error, location searched and data is corrected.
Block Diagram
Applications
- Encoder:
- The input is message bits which get added with ECC bits for Error Correction
- Completely asynchronous design
- Decoder
- It takes in message bits and ECC bits .
- It can do 1 bit error correction and 2 bit error detection.
- completely asynchronous design
- Indicates if uncorrectable error occurred
- If 1 bit error, location searched and data is corrected.
Technical Specifications
Related IPs
- Reed Solomon Error Correcting Code ECC
- BCH Error Correcting Code ECC
- High-Speed Turbo Product Code decoder
- Flash Memory Controller IP, Support NAND type Flash memory of 8MB - 2 GB, 24 ECC bits per 512 bytes, Soft IP
- Highest code density, Low Power 32-bit Processor with optional DSP
- SMIC 0.18um Random Code Generator