H8S is a high speed 16-bit CPU with an internal 32-bit architecture, which is upward-compatible with H8/300 and H8/300H CPUs on an object level.
This subsystem IP supports basic and simple microcontroller functions, including bus controller (BSC), interrupt controller (INT), timers, serial communication interface (SCI) and on-chip debug functions.
Development tools for this IP is common with Renesas H8S microcontroller products.
H8S CPU subsystem (H8S C200) IP
Overview
Key Features
- An original subsystem for SoCs other than microcontrollers
- 3 type interfaces available to connect user functions or IPs
- compiled memory interface
- external memory interface
- peripheral bus interface
- 4 type timers
- 16-bit free-running timer (FRT)
- 8-bit timer
- 14-bit PWM timer
- Watchdog timer (WDT)
- Serial communication interface
- Supporting on-chip debug functions (option)
- Applicable to various processes and FPGAs
- Handy size
Block Diagram
Technical Specifications
Related IPs
- H8SX CPU subsystem (H8SX C3000) IP
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- H8/300 CPU IP ( 8-bit CPU IP )
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Quad core IP platform with integrated Arm security subsystem
- RISC-V CPU IP With ISO 26262 Full Compliance