GLOBALFOUNDRIES 22nm FDX MIPI CDPHY Master V2.1/V3.0

Overview

This is a DPHY IP compliant to the “MIPI Alliance Spec for C-PHY v2.1 and D-PHY v3.0”, which consists of 1-Clock and 4-Data lanes. It can support Slave side. Each lane supports 2.5Gbps in High-Speed mode and 10Mbps/lane in Low-Power escape mode. The target applications are CSI-2 and DSI physical layers.

Key Features

  • Process: GLOBALFOUNDARIES 22nm FDSOI 0.8V/1.8V
  • 80 to 6000 Mbps data rate per lane in DPHY HS mode
  • 0 to 4500 Msps symbol rate per lane in CPHY HS mode
  • All lanes support HS and ULPS modes in forward direction
  • All lanes support Escape (LPDT, Trigger) mode in forward direction
  • D0 lane support reverse Escape mode (LPDT, Trigger) and Turn-Around
  • Three 3phase encoded data lanes for CPHY Mode (T0 lane is bi-dir)
  • Support HS-IDLE mode for D-PHY
  • Support HS Deskew, Alternate calibration sequence, a Preamble sequence

Technical Specifications

Foundry, Node
GlobalFoundries, 22nm
Maturity
Pre-silicon
GLOBALFOUNDRIES
Pre-Silicon: 22nm FDX
×
Semiconductor IP