Error comparator, for PWM generation in the DCDC
Overview
Error comparator, forms base for PWM generation in the DCDC regu
Technical Specifications
Foundry, Node
TSMC 180nm
Maturity
Silicon Verified
TSMC
Pre-Silicon:
180nm
,
180nm
E
,
180nm
ELL
,
180nm
FG
,
180nm
G
,
180nm
LP
,
180nm
LV
,
180nm
ULL
Related IPs
- SMIC 0.18um PWM Boost DC/DC Controller
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- Root of Trust - Foundational security in SoCs and FPGAs for IoT clients and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for Chinese IoT clients and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for IoT servers, gateways, edge devices and sensors