DVB-T2-LDPC-BCH IP
Overview
In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC (Forward Error Correction) sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.
Key Features
- Irregular parity check matrix
- Layered decoding
- Minimum sum algorithm
- Soft decision decoding
- BCH decoder corrects up to t errors where t = 10 or 12
- ETSI EN 755 V1.4.1 compliant
Deliverables
- Synthesizable Verilog (ASIC)
- System Model (Matlab)
- Verilog Test Benches
- Documentation
Technical Specifications
Maturity
In Production
Availability
Immediate
Related IPs
- ColdFire V2 IP Core low-gate count, high performance ColdFire architecture
- MD5 IP Core Message Digest Function
- AES Encryption & Decryption IP Core − Single Configurable Block Cipher Mode
- GCM-AES IP Core − Authenticated Encryption & Decryption
- I2C Controller IP – Master, Parameterized FIFO, APB Bus
- I2C Controller IP – Master, Parameterized FIFO, AHB Bus