DDRI/II/MDDR combo interface - TSMC 65nm LP (CLN65LP)
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 65nm CLN65LP
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
65nm
LP