DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process
Overview
DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process
Technical Specifications
Foundry, Node
UMC 65nm
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
65nm
LL
,
65nm
LP
,
65nm
SP
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- DDR2 PHY Compensation block; UMC 55nm SP/RVT LowK Logic Process
- Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY; UMC 55nm LP/RVT LowK Logic Process
- Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for SIP Application; UMC 28nm HPC/RVT LowK Logic Process; Vertical version