DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process
Overview
DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process
Technical Specifications
Short description
DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process
Vendor
Vendor Name
Foundry, Node
UMC 65nm
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
65nm
LL
,
65nm
LP
,
65nm
SP
Related IPs
- DDR2/3 COMBO Compensation block (2.5V IO device) ; UMC 90nm SP-RVT LowK Logic Porcess
- Single Port SRAM Compiler IP, UMC 65nm SP process
- DDR2 PHY Compensation block; UMC 55nm SP/RVT LowK Logic Process
- Compensation Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process
- Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY; UMC 55nm SP/RVT LowK Logic Process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process