D/A Converter IP, 16/18/20/24 bits, 192Ksps, UMC 0.13um SP process
Overview
16/18/20/24-Bit input format supporting 192KSPS output stereo-line Digital-to-Analog converter with headphone driver, UMC 0.13um LL Logic/FSG process.
Technical Specifications
Foundry, Node
UMC 130nm SP
UMC
Pre-Silicon:
130nm
Related IPs
- 4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process
- 128x16 Bits OTP (One-Time Programmable) IP, DBHitek 0.13um BCD Process Platforms
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library