D/A Converter IP, 10 bits, 1MHz, UMC 55nm SP process
Overview
10-Bit 1MHz R-2R Digital-to-Analog converter with rail to rail voltage output, UMC 55nm SP/RVT process.
Technical Specifications
Short description
D/A Converter IP, 10 bits, 1MHz, UMC 55nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- D/A Converter IP, 10 bits, 1MHz, UMC 55nm SP process
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- 24-Bit Stereo Audio Codec ADC, ADC SNR>95dB, DAC SNR>100dB - UMC 55nm
- CMOS 3 Channels 10 Bits 200MSPS+ Current-Steering D/A Converter
- D/A Converter IP, 10 bits, 1MHz, UMC 0.153um MS process