CCSDS 231.0 LDPC(128, 64) and LDPC(512, 256) Encoder and Decoder
Overview
The IPrium-LDPC-CCSDS-231-Encoder-Decoder IP Core implements Low Density Parity Check (LDPC) forward error correction algorithm for CCSDS 231.0-B-4 TC synchronization and channel coding standard.
Key Features
- Fully synchronous design, using single clock
- Fully synthesizable drop-in module for FPGAs
- Optimized for high performance and low resources
- Low implementation loss
- Fully verified and real-time tested on a FPGA based development platform
- Considerations for easy ASIC integration
- Validated on IPrium Evaluation Boards
Applications
- Telecommand and telemetry for spacecrafts
- Low latency space communication systems
- Digital communication systems
Deliverables
- VQM/NGC/EDIF netlists for Intel (Altera) Quartus Prime, Xilinx Vivado/ISE, Lattice Diamond or Microsemi (Actel) Libero SoC
- IP Core testbench scripts
- Design examples for Intel (Altera), Xilinx, Lattice, and Microsemi (Actel) evaluation boards
- Free 1 year warranty and support period
Technical Specifications
Maturity
Silicon proven
Availability
Now, one-off payment, no fees or royalties
Related IPs
- LDPC Decoder and Encoder that supports DVB-S2 DVB-S2X DVB-T2 DVB-C2 CMMB DMB-T
- CCSDS 231.0 LDPC Encoder and Decoder
- BCH Encoder and Decoder IP Core
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- CCSDS SCCC Turbo Encoder and Decoder
- CCSDS AR4JA LDPC Decoder & Encoder