Camera Parallel Interface (CPI) Verification IP

Overview

CPI is Developed by experts who has worked on multiple Video and Camera protocols to support the Image sensor digital interface captures images at a particular rate supported by OmniVision OV7670 VGA.

Camera Parallel Interface (CPI) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Camera Parallel Interface (CPI) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key Features

  • Full CPI transmitter device and receiver device functionality.
  • Supports packing of all the video formats supported by the CPI OV7670 v1.0.
  • Supports RGB444,RGB555,RGB565 color format.
  • Supports Device control register set as per CPI OV7670 v1.0.
  • Supports SCCB for Device control register access.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Status counters for various events on bus.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • CPI Verification IP comes with complete testsuite to test every feature of CPI OV7670 v1.0 specification.
  • Functional coverage for complete CPI features.

Benefits

  • Faster testbench development and more complete verification of CPI designs.
  • Easy to use command interface simplifies testbench control and configuration of receiver and transmitter.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

Block Diagram

Camera Parallel Interface (CPI) Verification IP
 Block Diagram

Deliverables

  • Complete regression suite containing all the CPI testcases.
  • Examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Technical Specifications

×
Semiconductor IP