The PMCC_REFS IP block combines two modules of GM current references and one module of BG (band-gap) current reference. Each module provides up to twelve of each: 50µA, 20µA and 10µA stabilized current outputs. The Band-gap reference and one of the GM references provide output current proportional to 1/Rinternal. Another GM referenced provides output current proportional to 1/Rexternal.
The biasing currents are programmable within +/-30% permitting the block parameter changing, power minimization for given performance or operational margin estimation in production. Layout is designed using IBM CMOS10LPE 5_01_00_01_LD metal stack. Control functions and layout configuration can be customized upon special agreement.
Band-gap Reference in GF N65 LP. Multiple voltages referenced to internal and external resistors.
Overview
Key Features
- Band-gap and GM currents
- Currents proportional to 1/Rint and 1/Rext
- 12 of each outputs: 50µA, 20µA and 10µA
- 106 independent current outputs
- Fast start up
- Low power consumption (0.6mW)
- Stand-by mode
- 1.2V Power Supply
- Adjustable (+/-30%) output current
Deliverables
- GDS, netlist, documentation, schematics, testbench.
Technical Specifications
Foundry, Node
GF, N65 LP
Maturity
In fab
Availability
1 week
GLOBALFOUNDRIES
In Production:
65nm
LP
Pre-Silicon: 65nm LP
Silicon Proven: 65nm LP
Pre-Silicon: 65nm LP
Silicon Proven: 65nm LP
Related IPs
- Voltage reference with multiple output voltages (0.4V to 0.9V) for 3.6V supply, voltage reference sampling capacitor designed in 0.18um 6M TSMC technology.
- Medium precision, bandgap voltage reference and current reference generator - UMC 130nm
- Power management unit (0.9V, 1.8V, 3.3V output voltages, 1.2V reference voltage and 10uA/1uA reference currents)
- Low-Power, High-Accuracy, Bandgap Reference in GF22FDX
- 1.8V and 3.3V Radiation-Hardened GPIOs with Optimized LDO in GF 12nm LP/LP+
- Ethernet PCS IP - Integrates MAC IP to a broad range of PHY and SerDes IP