Asynchronous FIFO with flags and depth counter
Key Features
- Configurable for width and depth
- Configurable for fallthrough
Deliverables
- verilog RTL and Testbench
Technical Specifications
Maturity
Multiple Uses
Availability
Now
Related IPs
- Asynchronous FIFO alternate design
- This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options.
- Embedded Flash Protection with Hardware Root of Trust and Lite Crypto Engine
- USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface
- PCIe 5.0 (Gen5) Premium Controller EP/RP/DM/SW 32-512 bits with AMBA bridge and Advanced HPC Features (Arm CCA)
- Future-proof IP for training and inference with leading performance per watt and per dollar