The APB4 GPIO Core is fully parameterised core designed to provide a user-defined number of general purpose, bidirectional IO to a design.
The IO are accessible via an AMBA APB v2.0 Specification interface – typically referred to as APB4 – and the core operates synchronously with the rising edge of the APB4 Bus Clock..
Inputs to the core may operate asynchronously to the core and will be automatically synchronised to the bus clock. Outputs may be configured to operate in push-pull mode or open-drain,
APB4 General Purpose Input/Output Module
Overview
Key Features
- Compliant with AMBA APB v2.0 Specification
- User-defined number of Bi-directional General Purpose IO
- Automatic synchronisation of General Inputs to Bus Clock
- Each General Output configurable as push-pull or open-drain
Block Diagram
Deliverables
- Full Source Code
- Testbenches
- Compilation Scripts
- Documentation
Technical Specifications
Availability
Source Code Available Immediately
Related IPs
- AHB-Lite General Purpose Memory Module
- General Purpose Input / Output Controller (GPIO)
- PLL general purpose / DDR memory, 50-500Mhz, 4 phases (0/90/180/270)
- APB General Purpose IO
- General Purpose 10-bit DAC - 10 bits, 2MSPS, buffered output option - LFoundry 0.15µm LF150 CMOS
- General Purpose PMU - Thermal shutdown and overvoltage protected - SilTerra 0.18 um