The GR1553 is a set of AMBA AHB/APB wrappers for the Actel AX/RTAX MIL-STD-1553B cores. Wrappers for the following Actel cores are provided: Core1553BBC, Core1553BRT and Core1553BRM. The wrappers are written VHDL and can be synthesized with Synplify. All three Actel 1553 cores are interfaced to AMBA in a similar way: the 1553 core is configured in shared-memory configuration, and all receive and transmit data is transferred to the AHB bus using autonomous DMA. No block RAMs are therefore needed in the wrapper. Most of the static configuration parameters in each 1553 core are selectable through VHDL generics in the wrapper. Dynamic configuration parameters and core-specific registers are accessible through the APB bus.
AMBA interface for Actel MIL-STD-1553B Cores
Overview
Key Features
- AMBA AHB interface for Actel B1553BC/RT/BRM cores
- AMBA AHB master interface
- No block RAM needed
- Low CPU overhead due to DMA transfers
- Low area consumption
- Little/big endian selection
- Compatible with AMBA-2.0
Deliverables
- VHDL source code
- Synplify project file
- VHDL test bench
- Template design for LEON3 processor
- FPGA evaluation board with AX2000 (optional)
Technical Specifications
Maturity
Production
Availability
Now
Related IPs
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- Advanced Encryption Standard (AES-128) core with AMBA AHB interface
- PCIe 3.0, 2.1, 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with AMBA AXI User Interface
- PCIe 4.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface