A/D Converter IP, 8 bits, 70Ksps, UMC 40nm LP process
Overview
8-Bit 70KSPS SAR Analog-to-Digital converter, UMC 40nm LP/HVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- A/D Converter IP, 8 bits, 70Ksps, UMC 55nm SP process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- 16 Bit Sigma Delta AD Converter
- 14 Bit Sigma Delta AD Converter
- Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock