A/D Converter IP, 24 bits, 96KHz, UMC 55nm SP process
Overview
24-Bit Stereo Analog-to-Digital converter with seperated digital audio interface, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- A/D Converter IP, 24 bits, 96KHz, 3-channel, HJTC 0.18um eFlash/G2 process
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- Flash Memory Controller IP, Support NAND type Flash memory of 8MB - 2 GB, 24 ECC bits per 512 bytes, Soft IP
- 16 Bit Sigma Delta AD Converter
- 14 Bit Sigma Delta AD Converter