A/D Converter IP, 24 bits, 96KHz, UMC 55nm SP process
Overview
24-Bit Stereo Analog-to-Digital converter with seperated digital audio interface, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Short description
A/D Converter IP, 24 bits, 96KHz, UMC 55nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- A/D Converter IP, 24 bits, Audio ADC, UMC 55nm SP process
- A/D Converter IP, 24 bits, 96KHz, 3-channel, HJTC 0.18um eFlash/G2 process
- 24-Bit Stereo Audio Codec ADC, ADC SNR>95dB, DAC SNR>100dB - UMC 55nm
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm