A/D Converter IP, 12 bits, 80Msps, I-Q Channels, UMC 55nm SP process

Overview

12-Bit 80MSPS Dual-channel Pipelined Analog-to-Digital converter, UMC 55nm SP/RVT Low-K Logic process.

Technical Specifications

Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon: 55nm
×
Semiconductor IP