A/D Converter IP, 10 bits, 54Msps, Pipelined, Single-end Input, UMC 55nm SP process
Overview
1.0V/3.3V 10Bits 54MSPS Single-end Input Pipelined ADC, UMC 55nm SP, LowK, Logic Process
Technical Specifications
Short description
A/D Converter IP, 10 bits, 54Msps, Pipelined, Single-end Input, UMC 55nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- A/D Converter IP, 24 bits, 96KHz, UMC 55nm SP process
- A/D Converter IP, 24 bits, Audio ADC, UMC 55nm SP process
- 10 bit 1MSPS single-end SAR A/D Converter; UMC 28nm HPC process
- 10 bit 1MSPS/200KSPS single-end SAR A/D Converter; UMC 28nm HPC process
- 10 bit 1MSPS single-end SAR A/D Converter; UMC 28nm HPC process