A/D Converter IP, 10 bits, 2Msps, with 2-to-1 input MUX, UMC 55nm SP process
Overview
10-Bit 2MSPS SAR Analog-to-Digital converter with 2-to-1 Mux in, UMC 55nm SP/RVT process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- A/D Converter IP, 10 bits, 167Ksps, UMC 55nm SP process
- A/D Converter IP, 10 bits, 1Msps, with 8-to-1 input MUX, UMC 0.11um HS/FSG process
- A/D Converter IP, 10 bits, 54Msps, Pipelined, Single-end Input, UMC 55nm SP process
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- PCIe 5.0 (Gen5) Premium Controller EP/RP/DM/SW 32-512 bits with AMBA bridge and Advanced HPC Features (Arm CCA)
- PCIe 6.0 (Gen6) Premium Controller EP/RP/DM/SW 128-1024 bits with AMBA bridge and Advanced HPC Features (Arm CCA)