A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Overview
A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Technical Specifications
Short description
A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Vendor
Vendor Name
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- Power On Reset, Detector 3.3V and 1.1V Domain - SMIC 40nm
- Power On Reset, Detector 3.3V and 1.1V Domain - SMIC 40nm
- Power On Reset, Detector 3.3V and 1.5V Domain - HHGrace 110nm
- Power On Reset, Detector 3.3V and 1.1V Domain - SMIC 40nm