A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Overview
A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- Ethernet PCS IP - Integrates MAC IP to a broad range of PHY and SerDes IP
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Medium precision, bandgap voltage reference and current reference generator - UMC 130nm
- a robust lighting control technology based on the globally interoperable Bluetooth mesh standard.