A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Overview
A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Technical Specifications
Short description
A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Vendor
Vendor Name
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- 12-Bit 1 MS/s DAC with voltage output on AMS C18
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP eflash process (GPIO Function integrated)
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on UMC L65LL