A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Overview
A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
- 12bit 2Msps Ultra low power SAR ADC IP core
- Scalable multicore architecture for a range of macrocells, small cells, cloud-RAN, DFE/DPD/ and more
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- a robust lighting control technology based on the globally interoperable Bluetooth mesh standard.