a 12-bit 1MSPS SAR-ADC on UMC 40nm LP, with 10-channel GPIO integrated
Overview
a 12-bit 1MSPS SAR-ADC on UMC 40nm LP, with 10-channel GPIO integrated
Technical Specifications
Short description
a 12-bit 1MSPS SAR-ADC on UMC 40nm LP, with 10-channel GPIO integrated
Vendor
Vendor Name
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP eflash process (GPIO Function integrated)
- Combo voltage regulator in TSMC 40nm LP eFlash combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- TSMC 40nm LP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- 12-Bit 1MSPS SAR ADC, 10.5 Bit ENOB - SMIC 40nm
- 12-Bit 200MSPS DAC with TX Buffer for Power Line Communication - SMIC 40nm