a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
Overview
a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
Technical Specifications
Short description
a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
Vendor
Vendor Name
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP eflash process (GPIO Function integrated)
- A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
- a 12-bit 1MSPS SAR-ADC on UMC 40nm LP, with 10-channel GPIO integrated
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP process
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm