6.5V ESD Clamp in 180nm Technology
Overview
Standalone 6.5V ESD Power Clamp in 180nm technology for use in wirebond or flipchip.
Key Features
- 1.8V/5V FETs
- 1P6M with 2fF MiMs
- Temperature: -40C to 125C
- Metallization for cell is M1-M5
- ESD targets of >2kV HBM JEDEC, 500V CDM
- Lath-up Immunity
- Cell Size: 60um x 80um (no fixed orientation)
Deliverables
- Verilog Models for ESD
- LEFs
- CDL netlists for DRC and LVS
- GDS Layouts
- Spectre scs models for simulation
Technical Specifications
Foundry, Node
180nm
Maturity
Silicon-Proven
Availability
Immediate
Related IPs
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- 5V I/O and ESD in TSMC 12nm FFC/FFC+
- 1.8V GPIO, 1.8V & 3.3V Analog in TSMC 180nm BCD
- RF ESD library in TSMC 55nm LP