55nm eFlash Dual-Port SRAM memory compiler with row redundancy
Overview
55nm eFlash Dual-Port SRAM memory compiler with row redundancy
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- UMC 55nm eFlash Process Dual-Port SRAM with Row redundancy
- TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy
- TSMC CLN6FF Ternary Content Addressable Memory Compiler with Column Redundancy
- TSMC CLN7FF Ternary Content Addressable Memory Compiler with Column Redundancy
- SMIC 0.15umLV Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core