32:1 serializer followed by sub-LVDS drivers
Overview
The CCP2 transmitter consists of a 32:1 serializer followed by LVDS drivers for transmitting clock (or strobe) and data. The LVDS drivers operate in subLVDS mode only, which is defined in the CCP2 standard. Each LVDS driver has a programmable on-die termination resistor to facilitate high frequency operation, and supports test data output mode. The LSB of 32-bit data is sent first. The clock for the serializer is generated using a local PLL. The maximum data rate for the transmitter is 960Mb/s.
Key Features
- High speed subLVDS data/clock or data/strobe signaling
- Internal PLL for high speed clock generation
- Programmable on-die termination resistors
- Power down mode
- Built-in test pattern generation
- Full industrial operating temperature range -40 ~ +125°
- SMIC 0.13um Logic Salicide Process (1P6M, 1.2V/2.5V)
Technical Specifications
Foundry, Node
SMIC 0.13um
SMIC
Pre-Silicon:
130nm
EEPROM
,
130nm
G
,
130nm
LL
,
130nm
LV
Related IPs
- Sub-LVDS receiver followed by 1:4 de-serializer
- Serializer 32:1 for 8.5-11.3Gb/s for SONET/SDH, 10Ge, XFI, Back Plain
- APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP
- 1.25 Gbps Four-Channel (4CH) LVDS Serializer with Pre-emphasis
- 16Bit 91dB Audio CODEC with headphone drivers and PWM Controller, SMIC0.18um
- Low power 32KHz crystal oscillator I/O pad by TSMC 0.18um Logic power 1P6M process