2 port Linear regulator for FXSATA168HD0A ; UMC 90nm SP/RVT LowK Logic Process
Overview
2 port Linear regulator for FXSATA168HD0A ; UMC 90nm SP/RVT LowK Logic Process
Technical Specifications
Foundry, Node
UMC 90nm Logic/Mixed_Mode Generic
UMC
Pre-Silicon:
90nm
G
,
90nm
LL
,
90nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 3.3V input , Programmable Output 1.8V/1.2V with 300mA driving capability; Linear Regulator; UMC 55nm SP/RVT LowK Logic Process
- 3.3v to 1.0v/100mA REG, Linear Regulator, UMC 55nm SP/RVT LowK Logic Process
- 30 mA linear voltage regulator
- FPD LVDS Display Interface, 1 Port / 2 Port LCD Panel
- 2 mA LDO voltage regulator (output voltage 1.2 V)