3.3v to 1.0v/100mA REG, Linear Regulator, UMC 55nm SP/RVT LowK Logic Process
Overview
3.3v to 1.0v/100mA REG, Linear Regulator, UMC 55nm SP/RVT LowK Logic Process
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode SP
UMC
Pre-Silicon:
55nm
Related IPs
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- Linear Voltage Regulator - High Input Voltage (30V), Output Load up to 5mA
- 3.3V input , Programmable Output 1.8V/1.2V with 300mA driving capability; Linear Regulator; UMC 55nm SP/RVT LowK Logic Process
- 3.3v to 1.1v/200mA REG, Linear Regulator, UMC 40nm LP/RVT LowK Logic Process
- 3.3v to 1.1v/300mA REG, Linear Regulator, UMC 40nm LP/RVT LowK Logic Process
- 3.3v to 1.2v/150mA REG, Linear Regulator, UMC 55nm LP/RVT LowK Logic process