The voltage regulator consists of a differential amplifier, pass transistor and resistor's divider. Differential amplifier compares reference voltage with voltage from a feedback divider and adjusts the impedance of a PMOS transistor for stabilization of output voltage at a set level. The output voltage adjustment is defined by the trimming code trim<5:0>. The block has low supply current and allows high current load.
The LDO can operate in two modes: “Normal” and “Economy”. “Economy” mode is introduced to save battery power. Although the mode may handle full current load, it has slower reactions on load current change. “Normal” mode is a default LDO mode with minimum response time on load change.
The block is designed on Global Foundries CMOS 55 nm technology.
2 mA LDO voltage regulator (output voltage 1.2 V)
Overview
Key Features
- Global Foundries CMOS 55 nm
- Low drop out
- Low current consumption
- Two modes operations: “Normal”, “Economy”
- No discrete filtering capacitors required (cap-less solution)
- Output voltage trimming
- Small area
Applications
- Supply voltage sensitive circuits
Deliverables
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
Global Foundries CMOS 55 nm
Maturity
Silicon proven
Availability
Now
GLOBALFOUNDRIES
Pre-Silicon:
55nm
Silicon Proven: 55nm
Silicon Proven: 55nm
Related IPs
- Up to 3mA LDO voltage regulator (output voltage value 1.2 V)
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- 20 mA LDO voltage regulator (output voltage 1.1V/1.2V/1.3V/1.4V)
- NFC Power Management Unit (0.6/1.2/1.5 V output voltage, 10/20/50 uA output current, 2 MHz output clock frequency)
- LDO voltage regulator (output voltage value 1.0 V, 1.2 V, 1.5 V, 1.8 V)