16 bits sigma-delta ADC - UMC 0.18um
Overview
16 bits 40kS/s sigma-delta ADC.
Key Features
- Area: 0.112mm2
- Fsmax (Maximum sampling frequency): 40KS/s
- Idd (Current consumption): 3mA
- Resolution (Output digital data resolution): 16bits
- ENOB (Effective number of bits): 14bits
Technical Specifications
Foundry, Node
UMC 0.18um
UMC
Pre-Silicon:
180nm
Related IPs
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process
- 16-Bit 40kS/s sigma-delta DAC - UMC 0.18um
- CCSDS 122.0-B-1 Encoder - Lossless and Lossy Image Data Compression with up to 16 bits Pixel Dynamic Range
- Scalable UHD JPEG 2000 Encoder - 8 up to 16 bits per Component Lossy or Numerically Lossless Image & Video Compression
- 16 bit resolution 400MSPS ADC prototype
- 12-bit SAR ADC UMC