15b 4kS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
Key Features
- Effective Number of Bits: 15b (SNDR=92dB signal-to-noise-and-distortion-ratio) with digital IIR filter post-processing
- Power supply 3.3V, Power Consumption 200µW
- 0.35um CMOS Technology
- Low input sampling capacitor of 4pF
- Pseudo differential analog voltage input (3 pins: Vin+, Vin- with adjustable common mode level Vcm)
- Layout chip area < 0,8mm²
Block Diagram

Technical Specifications
Related IPs
- 12b 1MS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
- 12 Bits, 100 kS/s SAR Analog to Digital Converter
- Analog to Digital Converter 8 Bit
- 12-bit High Speed Analog to Digital Converter
- Multi-Rate Serial Digital Interface (SDI) PHY Layer
- Tri-Rate Serial Digital Interface (SDI) Physical Layer (PHY)