150ns rising edge delay circuit, not trimmable
Overview
150ns rising edge delay circuit, bias current to C based, not trimmable
Technical Specifications
Foundry, Node
TSMC 180nm
Maturity
Silicon Verified
TSMC
Pre-Silicon:
180nm
,
180nm
E
,
180nm
ELL
,
180nm
FG
,
180nm
G
,
180nm
LP
,
180nm
LV
,
180nm
ULL
Related IPs
- 10ns rising edge delay circuit, RC-based, trimmable
- 20ns rising edge delay circuit, RC-based, trimmable
- Rising edge delay cell for control circuits, 10ns - TSMC 180nm
- Rising edge delay cell for control circuits, 20ns - TSMC 180nm
- Rising edge delay cell for control circuits, 40ns - TSMC 180nm
- Multi-Voltage IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process