110nm BCD process Synchronous High-Density Single-Port SRAM Compiler
Overview
110nm BCD process Synchronous High-Density Single-Port SRAM Compiler
Technical Specifications
Short description
110nm BCD process Synchronous High-Density Single-Port SRAM Compiler
Vendor
Vendor Name
Foundry, Node
UMC 0.11um PMIC BCD
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- VeriSilicon SMIC 0.13umLL 1P3M High-Density Synchronous Single-Port SRAM compiler, Memory Array Range:128 to 512K Bits
- SMIC 0.18umLL Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux
- GSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- GSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler for Linux
- GSMC 0.13umLP Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler