10bits 1MHz R-2R D/A Converter with rail to rail voltage output ; UMC 55nm eFlash (SST) process
Overview
10bits 1MHz R-2R D/A Converter with rail to rail voltage output ; UMC 55nm eFlash (SST) process
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/uLP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- 10bits 1MHz R-2R D/A Converter with rail to rail voltage output ; UMC 55nm ULP process
- Rail to Rail Input and Output Operational Amplifier
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- 1.5V to 3.3V GPIO with Tri-State Output Driver in GF 180nm
- 1 Gbps Rail to Rail LVDS receiver
- 12bits 1MHz Voltage output R-2R D/A Converter; UMC 55nm SP-RVT process