What next for SiFive?
JPR’s David Harold met with John Ronco, SiFive’s GM and SVP, Product, to discuss the state of the RISC-V market, including chiplets, customization from a design point of view, and the potential of RISC-V to win further sockets from Arm.
At a high level, is being a RISC-V-focused IP company the right business? It feels like there have been challenges. Early companies seemed quite Arm-like, entering deals only to be told their cores were worth a fraction of an Arm core. There’s also been a lot of shifting among RISC-V players to find where the value lies. What has SiFive’s experience been?
John Ronco: Do we believe in RISC-V’s future? Absolutely, yes. The question is, how long it will take? I haven’t met a customer who says they’re entirely content with Arm and don’t need an alternative. Every conversation revolves around when and how they want to adopt RISC-V, not if. The key is understanding how fast the RISC-V market grows and its eventual limits.
In my view, RISC-V will eventually take over everything. It’s just a matter of time. The real question then becomes: Who will drive this adoption? Is there value in being a RISC-V IP provider? My answer is yes but with caveats. The market isn’t big enough for the number of players currently in it. Consolidation is inevitable. That said, IP remains a fundamentally attractive business, and we frequently hear dissatisfaction with Arm’s model, including its move toward chiplets and CSS (Compute Subsystems). Many customers value the flexibility RISC-V IP offers.
To read the full article, click here
Related Blogs
- RISC-V for the Datacenter: Introducing the P870-D
- SiFive Accelerates RISC-V Vector Integration in XNNPACK for Optimized AI Inference
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions
Latest Blogs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
