TSMC Responds to Intel's 14nm Density Claim!
January 22, 2014
TSMC responded to Intel’s 14nm density advantage claim in the most recent conference call. It is something I have been following closely and have written about extensively both publicly and privately. Please remember that the fabless semiconductor ecosystem is all about crowd sourcing and it is very hard to fool a crowd of semiconductor professionals, absolutely. To see Intel's infamous density presentation click HERE.
First let’s take a look at what TSMC had to say:
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related Blogs
- Intel Versus TSMC 14nm Processes
- The Apple Samsung TSMC Intel 14nm Mashup!
- TSMC (Lincoln) vs Samsung (Clinton) vs Intel (Washington)
- Altera, Intel, TSMC, ARM: the Plot Thickens
Latest Blogs
- Powering Up Efficiency: A Deep Dive into CXL L0p and its Verification
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Right Sizing AI for Embedded Applications
- How Alternate Geometry Processing Enables Better Multi-Core GPU Scaling
- Three Ethernet Design Challenges in Industrial Automation