Synopsys Acquires PikeTec Software Engineering, Enhancing Electronics Digital Twins Platform
With 500 million lines of code inside modern vehicles—and the 1 billion mark not too far off—the age of software-driven vehicles is very much here. As challenging as hardware development is, software development can be even more difficult and time-consuming. Thankfully, digital twins—virtual models or representations of systems under development—have emerged to dramatically reduce the soaring cost of verifying and validating software-defined products.
Valued at $12.9 billion in 2022, the digital twins market is expected to grow at a CAGR of 35% to 40% through 2030, according to industry analysts. Increasing adoption of enabling technologies such as AI, enterprise internet of things (IoT) platforms, augmented reality (AR), and virtual reality (VR) are driving the market growth. In addition, advancements in technologies such as modeling, simulation, and visualization software integrated with digital twins capabilities are anticipated to further spur growth in this area.
A small but rapidly growing segment of this market is electronics digital twins, consisting of digital replicas of an electronics system: hardware, software, and its environment. Used throughout the product lifecycle, electronics digital twins accelerate software and system development, verification, and test through a broad range of uses cases. Example use cases include software bring-up; hardware/software validation; power and performance analysis; functional safety; software, security, and system validation and testing; and functional safety and security testing. To address the needs of the automotive industry’s move towards software-defined vehicles, Synopsys has developed its electronics digital twin solution for this sector. To this end, Synopsys has acquired PikeTec Software Engineering, a Berlin, Germany-based company that develops solutions for the automated testing and integration of automotive software. For more details about the newest member of the Synopsys family, we chatted with Tom De Schutter, vice president of product management and system solutions in the Synopsys Systems Design Group.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- What Are Digital Twins? A Primer on Virtual Models
- The world of HVLs and VIPs
- Addressing Multi-Physics Effects for High-Performing Multi-Die Systems with Integrated Die/Package Co-Design Platform
- Smart Manufacturing Makes Semiconductor Fabrication and Advanced Electronics Possible
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?