Does SMIC have 7nm and if so, what does it mean
Recently TechInsights analyzed a Bitcoin Miner chip fabbed at SMIC and declared SMIC has a 7nm process. There has been some debate as to whether the SMIC process is really 7nm and what it means if it is 7nm. I wanted to discuss the case for and against the process being 7nm, and what I think it means.
First off, I want to say I am not going to reveal all the specific pitches, if you want that data you need to purchase a report from TechInsights.
Is it 7nm?
The key pitches for a process technology are Fin Pitch (FP), Contacted Poly Pitch (CPP) and Metal 2 Pitch (M2P). The SMIC pitches for FP are larger than TSMC 10nm FP, and the CPP and M2P are the same as TSMC 10nm. So is this really a relaxed 10nm process, it is not that simple.
The SMIC process also has some Design Technology Co-Optimization (DTCO) features not seen at 10nm. Specifically, TSMC and Samsung 10nm have 8.25 and 8.75 track height respectively at 10nm, SMIC is 6 tracks something that Samsung didn’t do until 5nm and TSMC at 7nm. SMIC also has a Single Diffusion Break (SDB) something Samsung had at 10nm but went away from at 7nm and didn’t get back to until 5nm, and TSMC didn’t implement until their second generation 7nm process (7+).
Related Semiconductor IP
- 32G PHY, SMIC 12SFe x4, North/South (vertical) poly orientation
- 32G PHY, SMIC 12SFe x2, North/South (vertical) poly orientation
- PMK Library IPs at SMIC 40ULP Process
- PMK Library IPs at SMIC 40LL Process
- LPKT Library IPs at SMIC 40ULP Process
Related Blogs
- TechInsights Finds SMIC 7nm (N+2) in Huawei Mate 60 Pro
- Blogging from Taiwan: TSMC versus SMIC
- FD-SOI : SMIC or... who else?
- 7nm node is arriving, which ones will continue past 2020?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?