Semiconductor IP Becomes A Critical Element in ASIC Design
February 20, 2012
Clearly one of the market trends proving troublesome in the traditional ASIC value chain is the lack of silicon correlated custom IP. And make no mistake, semiconductor IP is a critical decision since it drives both chip level and system level technology differentiation.
Under the traditional ASIC model, vendors had their own IP, silicon-proven and tuned to their own fabs. This was a good thing as it assured a fast ramp to volume and more predictable yield curves. The downside was that IP catalogs were somewhat limited which constrained product differentiation. And now a staggering 49 fabs were shut down in 2009-11 as traditional ASIC vendors and IDMs continue to go fabless.
To read the full article, click here
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related Blogs
- Why thinking about software and security is so important right at the start of an ASIC design
- A Confident ASIC Design Path through Co-Creation
- Semiconductor Growth from AI-Driven Design Productivity
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
Latest Blogs
- Last-level cache has become a critical SoC design element
- From driveway to checkout: seamless indoor navigation powered by UWB
- Serial Wire Debug (SWD) Protocol: Efficient Debug Interface for Arm-Based System
- ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
- Securing RISC-V Third-Party IP: Enabling Comprehensive CWE-Based Assurance Across the Design Supply Chain