Pre-verified, Integrated Sensor IP Subsystem?
Last year, I said that the launch of ARC based complete sound system IP by Synopsys ring the bell for the opening of a new IP market segment, the âSubsystem IPâ. This week, Synopsys has announced the availability of the DesignWare® Sensor IP Subsystem, a complete and integrated hardware and software solution for sensor control applications. This announcement is a step beyond the sound system IP, as we are talking now about a subsystem IP able to process data from multiple sensors, can be digital and analog, using Host Accelerators on top of ARC EM4 microcontroller, and generate a single output, accessible from the main SoC CPU via the host interface. If we look at the Total Addressable Market for sensors, the figures looks incredible, as in 2017 there will be 30 Billion sensors shipped, or about four per single human being!
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- Empowering AI-Enabled Systems with MIPI C/D-PHY Combo IP: The Complete Audio-Visual Subsystem and AI
- I3C IP: Enabling Efficient Communication and Sensor Integration
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Latest Blogs
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3